![]() |
![]() |
:: Via malfidinda reta dokumento de referenco pri la Skarpac. :: |
Navigation: > [Home page] > [papers] > [CRISP] | [Alphabetical Index] [Tree View] |
Local contents:
![]() |
File : | 00346124.pdf | 646 kbytes | 2004-07-11 |
Title: | C3: An architecture-independent model for coarse-grained parallel machines | |||
Authors: | S. E. Hambrusch, A. A. Khokhar | |||
![]() |
File : | 00855217.pdf | 181 kbytes | 2004-07-11 |
Title: | Reconfigurable Instruction Set Processors: A Survey | |||
Authors: | Francisco Barat and Rudy Lauwereins | |||
Abstract: | Reconfigurable instruction set processors have the capability to adapt their instruction sets to the application being executed through a reconfiguration in their hardware. Through this adaptation, they are expected to achieve a great improvement in performance compared to fixed instruction set processors. In this paper, we discuss the different hardware aspects that have to be considered during the design of such a reconfigurable processor. The topics discussed include the coupling of the processor and the reconfigurable logic, configuration, instruction coding and scheduling, granularity, hardware cache and reconfigurability. A classification of current reconfigurable processors is done according to the discussed topics. | |||
![]() |
File : | 00874028.pdf | 532 kbytes | 2004-07-11 |
Title: | Scheduling Coarse-Grained Operations for VLIW Processors | |||
Authors: | N. G. Bus…, A. van der Werf, M. Bekooij | |||
![]() |
File : | 00903353.pdf | 0.98 Mbytes | 2004-07-11 |
![]() |
File : | 00986972.pdf | 434 kbytes | 2004-07-11 |
Title: | Reconfigurable Instruction Set Processors: an Implementation Platform for Interactive Multimedia Applications | |||
Authors: | F. Barat, M. Jayapala, P. Op de Beeck, G. Deconinck | |||
![]() |
File : | 00994945.pdf | 323 kbytes | 2004-07-11 |
Title: | Software Pipelining for Coarse-Grained Reconfigurable Instruction Set Processors | |||
Authors: | Francisco Barat, Murali Jayapala, Pieter Op de Beeck and Geert Deconinck | |||
Abstract: | This paper shows that software pipelining can be an effective technique for code generation for coarse-grained reconfigurable instruction set processors. The paper describes a technique, based on adding an operation assignment phase to software pipelining, that performs reconfigurable instruction generation and instruction scheduling on a combined algorithm. Although typical compilers for reconfigurable processors perform these steps separately, results show that the combination enables a successful usage of the reconfigurable resources. The assignment algorithm is the key for using software pipelining on the reconfigurable processor. The technique presented is also able to exploit spatial computation inside the reconfigurable functional unit by which the output of a processing element is directly connected to the input of another processing element without the need of an intermediate register. Results show that it is possible to reduce the cycle count by using this spatial computation. | |||
![]() |
File : | 01033225.pdf | 794 kbytes | 2004-07-11 |
Title: | Reconfigurable Instruction Set Processors from a Hardware/Software Perspective | |||
Authors: | Francisco Barat, Rudy Lauwereins, Geert Deconinck | |||
Abstract: | This paper presents the design alternatives for reconfigurable instruction set processors (RISP) from a hardware/software point of view. Reconfigurable instruction set processors are programmable processors that contain reconfigurable logic in one or more of its functional units. Hardware design of such a type of processors can be split in two main tasks: the design of the reconfigurable logic and the design of the interfacing mechanisms of this logic to the rest of the processor. Among the most important design parameters are: the granularity of the reconfigurable logic, the structure of the configuration memory, the instruction encoding format, and the type of instructions supported. On the software side, code generation tools require new techniques to cope with the reconfigurability of the processor. Aside from traditional techniques, code generation requires the creation and evaluation of new reconfigurable instructions and the selection of instructions to minimize reconfiguration time. The most important design alternative on the software side is the degree of automatization present in the code generation tools. | |||
![]() |
File : | 01049717.pdf | 620 kbytes | 2004-07-11 |
Title: | Optimizing a 3D image reconstruction algorithm: analyzing the capabilities of a modern compiler | |||
Authors: | T. Vander Aa, R. Lauwereins, G. Deconinck | |||
![]() |
File : | 01207006.pdf | 295 kbytes | 2004-07-11 |
![]() |
File : | 01245594.pdf | 267 kbytes | 2004-07-11 |
Title: | Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling | |||
Authors: | B. Mei, S. Vernalde, D. Verkest, H. De Man, R. Lauwereins | |||
Abstract: | Coarse-grained reconfigurable architectures have become increasingly important in recent years. Automatic design or compilation tools are essential to their success. In this paper, we present a modulo scheduling algorithm to exploit loop-level parallelism for coarse-grained reconfigurable architectures. This algorithm is a key part of our Dynamically Reconfigurable Embedded Systems Compiler (DRESC). It is capable of solving placement, scheduling and routing of operations simultaneously in a modulo-constrained 3D space and uses an abstract architecture representation to model a wide class of coarse-grained architectures. The experimental results show high performance and efficient resource utilization on tested kernels. | |||
![]() |
File : | 01253623.pdf | 273 kbytes | 2004-07-11 |
Title: | Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling | |||
Authors: | B. Mei, S. Vernalde, D. Verkest, H. De Man, R. Lauwereins | |||
Abstract: | Coarse-grained reconfigurable architectures have become increasingly important in recent years. Automatic design or compilation tools are essential to their success. In this paper, we present a modulo scheduling algorithm to exploit loop-level parallelism for coarse-grained reconfigurable architectures. This algorithm is a key part of our Dynamically Reconfigurable Embedded Systems Compiler (DRESC). It is capable of solving placement, scheduling and routing of operations simultaneously in a modulo-constrained 3D space and uses an abstract architecture representation to model a wide class of coarse-grained architectures. The experimental results show high performance and efficient resource utilization on tested kernels. | |||
![]() |
File : | barat.pdf | 140 kbytes | 2004-07-11 |
Title: | Low Power Coarse-Grained Reconfigurable Instruction Set Processor | |||
Authors: | Francisco Barat, Murali Jayapala, Tom Vander Aa, Geert Deconinck, Rudy Lauwereins, Henk Corporaal | |||
Abstract: | In this paper, we present a novel coarse-grained reconfigurable processor and study its power consumption. Preliminary results show that the presented coarse-grained processor can achieve on average 2.5x the performance of a RISC processor at an 18% overhead in energy consumption. | |||
![]() |
File : | patmos2003.pdf | 453 kbytes | 2004-07-11 |
Title: | Instruction buffering exploration for low energy embedded processors | |||
Authors: | Tom Vander Aa, Murali Jayapala, Francisco Barat, Geert Deconinck, Rudy Lauwereins, Henk Corporaal, and Francky Catthoor | |||
Abstract: | For multimedia applications, loop buffering is an efficient mechanism to reduce the power in the instruction memory of embedded processors. Especially software controlled loop are energy efficient. However current compilers do not fully take advantage of the possibilities of such loop buffers. This paper presents an algorithm the explore for an application or a set of applications what is the optimal loop buffer configuration and the optimal way to use this configuration. Results for the MediaBench application suite show an additional 35% reduction (on average) in energy in the instruction memory hierarchy as compared to traditional approaches to the loop buffer without any performance implications. |
Navigation: > [Home page] > [papers] > [CRISP] | [Alphabetical Index] [Tree View] |
![]() |
This page was last updated on 2004-12-26 at 18:22:43. This site was automagically generated by MajaMaja, a simple and easy to use web content manager written in Tcl by scarpaz <scarpaz@scarpaz.com>. |